Form 1449*	Atty. Docket No.: 1365.048US1	Serial No. 09/898,752
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)	Applicant: Sunil Talwar et al.	
	Filing Date: July 3, 2001	Group: 2124

U.S. PATENT DOCUMENTS

**Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
	3,634,658	01/11/1972	Brown, R.R.	235	92	03/19/70
	3,757,098	09/04/1973	Wright, C.M.	235	175	05/12/72
	4,607,176	08/19/1986	Burrows, J.L., et al.	307	449	08/22/84
	5,095,457	03/10/1992	Jeong, H.	364	758	02/01/90
	5,175,862	12/29/1992	Phelps, A.E., et al.	395	800	06/11/90
	5,995,029	11/30/1999	Ryu, M.S.	341	101	10/29/97

FOREIGN PATENT DOCUMENTS

**Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes	Translation No
	0741354	11/06/1996	European	G06F	7/50		
	2016181	09/19/1979	United Kingdom	G06F	7/39		
	2062310	05/20/1981	United Kingdom	GO6F	7/52		
	2475250	08/07/1981	France	G06F	7/38	With English Abstract	

OTHER DOCUMENTS
(Including Author, Title, Date, Pertinent Pages, Etc.)

**Examiner Initial	
	Booth, A.D., "A Signed Binary Multiplication Technique", Oxford University Press, Reprinted from Q.J. Mech. Appl. Math. 4:236-240, pp. 100-104, (1951)
	Dadda, L., "On Parallel Digital Multipliers", Associazione Elettrontecnia ed Elettronica Italiana, Reprinted from Alta Freq. 45:574-580, pp. 126-132, (1976)
	Dadda, L., "Some Schemes For Parallel Multipliers", Assocciazione Elettrotenica ed Elettronica Italiana, Reprinted from Alta Freq. 34:349-356, pp. 118-125, (1965)
	Fleisher, H., "Combinatorial Techniques for Performing Arithmetic and Logical Operations", IBM Research Center, RC-289, Research Report, pp. 1-20, (July 18, 1960)
	Foster, C.C., et al., "Counting Responders in an Associative Memory", The Institute of Electrical and Electronics Engineers, Inc., Reprinted, with permission, from IEEE Trans. Comput. C-20:1580-1583, pp. 86-89, (1971)
	Ho, I.T., et al., "Multiple Addition by Residue Threshold Functions and Their Representation By Array Logic", The Institute of Electrical and Electronics Engineers, Inc., Trans. Comput. C-22: 762-767, pp. 80-85, (1973)
	Jones, R.F., et al., "Parallel Counter Implementation", Conf. Rec. 26th Asilomar Conf. Signals, Systems & Computers, Vol. 1, ISBN 0-8186-3160-0, pp. 381-385, (1992)

Examiner D. H. Malzahn	Date Considered 5/19/04

*Substitute Disclosure Statement Form (PTO-1449)

**EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form 1449*	Atty. Docket No.: 1365.048US1	Serial No. 09/898,752
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)	Applicant: Sunil Talwar et al.	
	Filing Date: July 3, 2001	Group: 2124

OTHER DOCUMENTS

**Examiner Initial	(Including Author, Title, Date, Pertinent Pages, Etc.)
	Swartzlander, Jr., E.E., "Parallel Counters", Institute of Electrical and Electronic Engineers, Inc., Reprinted, with permission from IEEE Trans. Comput., C-22:1021-1024, pp. 90-93, (1973)
	Wallace, C.S., "A Suggestion for a Fast Multiplier", The Institute of Electrical and Electronics Engineers, Inc., Reprinted, with permission, from IEEE Trans. Electron. Comput. EC-13:14-17, pp. 114-117, (1964)

Examiner D. H. Malzahn	Date Considered 5/19/04

*Substitute Disclosure Statement Form (PTO-1449)

**EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

PTO/SB/08A(10-01)
Approved for use through 10/31/2002. OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Complete if Known	
Application Number	09/898752
Filing Date	July 3, 2001
First Named Inventor	Talwar, Sunil
Group Art Unit	2121
Examiner Name	Unknown

Sheet 1 of 2

Attorney Docket No: 1365.048US1

US PATENT DOCUMENTS

Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
	US-2002/0,026,465	02/28/2002	Rumynin, D , et al.	708	210	01/25/2001
	US-2002/0,078,110	06/20/2002	Rumynin, D , et al.	708	210	07/27/2001
	US-4,399,517	08/16/1983	Niehaus, Jeffrey A., et al.	364	784	03/19/1981
	US-5,187,679	02/16/1993	Vassiliadis, Stamatis , et al.	364	786	06/05/1991
	US-5,325,320	06/28/1994	Chiu, Chiao-Er A.	364	760	05/01/1992
	US-5,343,417	08/30/1994	Flora, Laurence P.	364	758	11/20/1992
	US-5,497,342	03/05/1996	Mou, , et al.	364	786	11/09/1994
	US-5,524,082	06/04/1996	Horstmann, P. , et al.	364	489	06/28/1991
	US-6,023,566	02/08/2000	Belkhale, K. , et al.	395	500.03	04/14/1997
	US-6,490,608	12/03/2002	Zhu, Jay	708	626	12/09/1999

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T[2]
	EP-0168650	01/22/1986	Darringer, J. , et al.	G06F	15/60	
	EP-0309292	03/29/1989	Nishiyama, T. , et al.	G06F	15/60	
	EP-0442356	08/21/1991	Chang, Yen C.	—	—	
	GB-2365636	02/20/2002	Rumynin, D , et al.	G06F	7/60	
	GB-2365637	02/20/2002	Dmitriy, R	G06F	7/60	
	WO-02/12995	02/14/2002	Meulemans, P	G06F	7/00	
	WO-99/22292	05/06/1999	Verbauwhede, Ingrid	—	—	

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No [1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T[2]
		CHAKRABORTY, S. , et al., "Synthesis of Symmetric Functions for Path-Delay Fault Testability", 12th International Conference on VLSI Design, (1999),pp. 512-517	
		DEBNATH, D. , "Minimization of AND-OR-EXOR Three-Level Networks with AND Gate Sharing", IEICE Trans. Inf. & Syst., E80-D, 10, (1997),pp. 1001-1008	
		DRECHSLER, R. , et al., "Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions", IEEE, (1995),pp. 91-97	
		GOTO, et al., "A 54 x 54-b Regularly Structured Tree Multiplier", IEEE Journal of Solid-State Circuits, Vol 27, No. 9, (Sept. 1992),1229-1236	
		HEKSTRA, et al., "A Fast Parallel Multiplier Architecture", IEEE International Symposium on Circuits and Systems; Institute of Electrical and Electronic	

EXAMINER D. H. Malzahn DATE CONSIDERED 5/19/04

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional) 2 Applicant is to place a check mark here if English language Translation is attached

PTO/SB/08A(10-01)
Approved for use through 10/31/2002. OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Sheet 2 of 2

Complete if Known	
Application Number	09/898752
Filing Date	July 3, 2001
First Named Inventor	Talwar, Sunil
Group Art Unit	2124
Examiner Name	Unknown

Attorney Docket No: 1365.048US1

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No [1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T[2]
		Engineers, c1977-c1996, 20v. :ill. :28cm, (1992),2128-2131	
DH		NIENHAUS, H. , "Efficient Multiplexer Realizations of Symmetric Functions", IEEE, (1981),pp. 522-525	
DH		OKLOBDZIJA, V G., et al., "Improving multiplier design by using improved column compression tree and optimized final adder in CMOS technology", IEEE transactions on Very Large Scale Integration (VLSI) Systems, IEEE, Inc, New York, vol. 3, no. 2,(1995),292-301	
DH		VASSILIADIS, S. , et al., "7/2 Counters and Multiplication with Threshold Logic", IEEE, (1997),pp. 192-196	
DH		ZURAS, D , et al., "Balanced delay trees and combinatorial division in VLSI", IEEE Journal of Solid State Circuits, SC-21, IEEE Inc, New York, Vol. SC-21, no. 5,(1986),814-819	
DH		PCT International Search Report for corresponding application no. PCT/GB02/01343, international filing date 21 March 2002, mailing date 27 December 2002, four pages	

EXAMINER D. H. Malcuha **DATE CONSIDERED** 5/19/04

Substitute Disclosure Statement Form (PTO-1449)

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional) 2 Applicant is to place a check mark here if English language Translation is attached